

# A Ring Oscillator-based Analog-to-Digital Converter for X-HEEP

Leidy Mabel Alvero González

José Miranda Calero, Embedded System Laboratory, EPFL

Eric Gutiérrez and Susana Patón, Electronics Technology Department, UC3M

1. Time-encoding technique: VCO-based ADC basis
2. Targeting physio-bandwidth
3. Designing RO-based ADC for X-HEEP. **PROPOSAL**
4. Current Simulations


## Today's digital world



### Biosensing/Sensors



### Neuromorphics circuits




### Communications



Portable, small, cheap and high energy-efficient devices

Technology scaling \* →



↓ Supply voltage

## Lower voltage overhead



### Digital circuits

- Higher operation speed
- Smaller area
- Lower power



### Analog circuits

- Low intrinsic gain
- Higher noise impact
- Parasitic effects

## NEW DATA CONVERSION PARADIGMS

↓ **mostly digital implementations**


Time-encoding A/D conversion →

~~Conventional A/D conversion technique:  
Amplitude-encoded~~

time events:

- time
- frequency
- phase

temperature



humidity

### Analog-to-Digital Converters



analog input

ADC


digital output

"0100110"




pressure


## Time-encoding A/D conversion




### Ring Oscillators: a digital VCO



### Open-loop configurations: simplest structure



### 1st order noise-shaped output data






### Communications

### Audio

### Applications

### THIS WORK

### Sensing interface



1.2mm, 1.2mm, 360 μm, 360 μm

VCO Quant, VCO Quant, FE Control, NIC interface, NIC interface, VCO Quant, VCO Quant, HPT Cap, HPT Cap, HPT Cap, HPT Cap, Quantizer


T. -F. Wu and M. S. -W. Chen, "A Noise-Shaped VCO-Based Nonuniform Sampling ADC With Phase-Domain Level Crossing," in IEEE Journal of Solid-State Circuits, vol. 54, no. 3, pp. 623-635, March 2019.

F. Cardes, E. Gutierrez, A. Quintero, C. Buffa, A. Wiesbauer and L. Hernandez, "0.04-mm<sup>2</sup> 103-dB-A Dynamic Range Second-Order VCO-Based Audio ΣΔ ADC in 0.13-μm CMOS," in IEEE Journal of Solid-State Circuits, vol. 53, no. 6, pp. 1731-1742, June 2018.

W. Jiang, V. Hohkiyuan, H. Chandrakumar, V. Karkare and D. Marković, "A ±50-mV Linear-Input-Range VCO-Based Neural-Recording Front-End With Digital Nonlinearity Correction," in IEEE Journal of Solid-State Circuits, vol. 52, no. 1, pp. 173-184, Jan. 2017.

O. Olabode et al., "Time-Based Sensor Interface for Dopamine Detection," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 67, no. 10, pp. 3284-3296, Oct. 2020.

## Open-loop VCO-based ADC




- Power and area savings
- Scalable designs
- P&R tools
- High sensitivity

\*

Way to linearize the RO response




Nonlinear transfer function  
Phase noise




RO design to reduce the phase noise

## SNDR degradation




# Proposal: Several RO-based ADC paths




**input signal attenuation:**

$\Downarrow K_{VCO}$ ;  
 $\Uparrow$  Quantization noise.


\*1



**passive interpolation**



**phase injection**







**Theoretically: \*2**


$$SNR_{improvement} = 6.02 \cdot \log_2 \frac{N_{taps}'}{N_{taps}}$$

**Doubling taps**

**SNR enhances by 6dB**




## RO performance:



- No resolution degradation.
- Higher power-efficiency.
- More occupied area.

## eXtendable Heterogeneous Energy Efficient Platform

Performance, Power and Energy Proportional Platform for Ultra-Low-Power Edge-Computing Applications





EPFL

EPFL

DMA

OPENHW  
PROVEN PROCESSOR IP

CPU

PULP  
Parallel Ultra Low Power

MEMORY

PULP  
Parallel Ultra Low Power

SYSTEM BUS

PULP  
Parallel Ultra Low Power

PERIPHERAL BUS

PULP  
Parallel Ultra Low Power

JTAG

EPFL

bootROM  
&  
Controller

opentitan

GPIO

opentitan

Interrupt  
Controller

opentitan

OT Periph  
(Timer,  
UART, etc)

opentitan

SPI

opentitan

dte  
Departamento  
Tecnología  
Electrónica  
UC3M

ADC


YosysHQ

# Specifications


Biosignal: Electrothermal activity (EDA) or Galvanic Skin Response (GSR)

- Bandwidth (BW) = 1.5Hz
- DR: 14 ENOBs – 84dB
  - Input signal: voltage
- Average sensitivity 0.01 $\mu$ S

## Front-end circuit analysis




Maximum average current **9  $\mu\text{A}$**



The sensitivity defines **LSB** of the **ADC** architecture.

## Designing an open-loop RO-based ADC

Minimum input voltage amplitude  
 $\pm 1 \mu\text{V}$  to  $\pm 10 \mu\text{V}$



Edges to be counted depends on the oscillation frequency range and the sampling frequency

$$*SNR = 6.02 \cdot \log_2 \left( \frac{\Delta f_{osc} \cdot N_{taps}}{f_s} \right) - 3.41 + 30 \log OSR$$

$\uparrow\uparrow f_{effective}$  (pointing to  $\Delta f_{osc}$ )  
 $f_s / 2BW$  (pointing to  $OSR$ )

$\uparrow\uparrow f_s$  is not a limitation for low BW applications

$\Delta f_{osc} \cdot N_{taps} / f_s \geq 1$  for the minimum input signal

$$\Delta f_{osc} = N_{taps} \cdot K_{VCO} \cdot \Delta V_{in} \geq f_s$$

$$N_{taps} \cdot K_{VCO} \geq f_s / \Delta V_{in}$$


$f_s = 250\text{Hz} \rightarrow 250 \text{ MHz/V}$   
 $f_s = 10\text{Hz} \rightarrow 10 \text{ MHz/V}$

**Feasible gain value**


Checked by Simulink/MATLAB model

## Designing a RO: transistor level

Quantization noise = 100dB



RO gain for  $10 \mu V_{pp}$   
 12 MHz/V for 20 phases from a single RO



The rest oscillation frequency,  $f_o = 56kHz$ ;  
 RO gain in the entire input range,  $K_{vco} = 560KHz/V$

## Designing a RO: transistor level

Phase noise = 74 dB

The screenshot shows a simulation tool interface with the following sections:

- Analyses:**
  - tran: 0 105m moderate
  - pss: 56e3 15 -50m 50m 10m ("Va") /osc\_P<0> /VSSA
  - pnoise: 15 0.01 10 10 /osc\_P<0> /VSSA
- Design Variables:** (Empty)
- Global Variables:**
  - fin: 332.03125
  - vdc: 0.5
  - vdd: 0.8
  - vpeak: 50m
  - Tclk: 1/10e6
  - Va: 0

The **Run Summary** section shows 1 Test.

The **Results** table is as follows:

Test	Output	Nominal
work_mabel:tb_RO_11diffaps:1	/clk	
work_mabel:tb_RO_11diffaps:1	/count	
work_mabel:tb_RO_11diffaps:1	xpeak	12.5m
work_mabel:tb_RO_11diffaps:1	Va	0
work_mabel:tb_RO_11diffaps:1	fo	60.17K
work_mabel:tb_RO_11diffaps:1	kvco	596.7K
work_mabel:tb_RO_11diffaps:1	kd	9.918
work_mabel:tb_RO_11diffaps:1	kdgraph	
work_mabel:tb_RO_11diffaps:1	PNdB	
work_mabel:tb_RO_11diffaps:1	PN	
work_mabel:tb_RO_11diffaps:1	freq	
work_mabel:tb_RO_11diffaps:1	Sjitter	
work_mabel:tb_RO_11diffaps:1	PN_noi_pow	2.519p
work_mabel:tb_RO_11diffaps:1	PN_noi_pow_dB	-116
work_mabel:tb_RO_11diffaps:1	PN_sig_pow	78.13u
work_mabel:tb_RO_11diffaps:1	PN_sig_pow_dB	-41.07
work_mabel:tb_RO_11diffaps:1	SNR	74.92

Thermal noise

- RO current

Flicker noise

- size of transistor
- Number of taps
- Matching edges


**Phase noise domains over quantization noise**

## Designing a RO: transistor level


### Nonlinearity performance

Transient simulations for  $f_{in} = 333$  Hz and  $f_s = 10$  kHz

**Blue:**  $V_{in} = 100$  mV<sub>pp</sub>  
**Orange:**  $V_{in} = 25$  mV<sub>pp</sub>



- More channels to reduce the distortion further
- Pseudo-differential ADC structure to remove the even harmonics terms.







Thanks!

Voltage-Controlled Oscillator-based  
Analog-to-Digital Conversion for X-HEEP

by

Leidy Mabel Alvero González